74138 DECODER PDF

The chip is designed for decoding or de-multiplexing applications and comes with 3 inputs to 8 output setup. The design is also made for the chip to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high performance memory systems these decoders can be used to minimize the effects of system decoding. The three enable pins of chip in which Two active-low and one active-high reduce the need for external gates or inverters when expanding. A line decoder can be implemented with no external inverters, and a line decoder requires only one inverter.

Author:Faenos Nehn
Country:Montserrat
Language:English (Spanish)
Genre:Career
Published (Last):22 May 2011
Pages:177
PDF File Size:10.36 Mb
ePub File Size:14.68 Mb
ISBN:426-9-20359-544-7
Downloads:29234
Price:Free* [*Free Regsitration Required]
Uploader:Tojat



The chip is designed for decoding or de-multiplexing applications and comes with 3 inputs to 8 output setup. The design is also made for the chip to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high performance memory systems these decoders can be used to minimize the effects of system decoding. The three enable pins of chip in which Two active-low and one active-high reduce the need for external gates or inverters when expanding.

A line decoder can be implemented with no external inverters, and a line decoder requires only one inverter. Also the chip inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design. As mentioned earlier the chip is specifically designed to be used in high-performance memory-decoding or data-routing applications which require very short propagation delay times.

The memory unit data exchange rate determines the performance of any application and the delays of any kind are not tolerable there. In such applications using 74LS line decoder is ideal because the delay times of this device are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible to affect the performance.

For understanding the working of device let us construct a simple application circuit with a few external components as shown below. About circuit: Here the outputs are connected to LED to show which output pin goes LOW and do remember the outputs of the device are inverted.

The three buttons here represent three input lines for the device. As shown in table first three rows the enable pins needed to be connected appropriately or irrespective of input lines all outputs will be high. After connecting the enable pins as shown in circuit diagram you can use the input line to get the output. This way we can realize all the truth table by toggling the three buttons B1, B2 and B3 Three inputs A0, A1 and A2 and with that we have three input to eight output decoder.

Subscribe to stay updated with industry's latest Electronics components and news. Features and Electrical characteristics of 74LS Decoder Designed specifically for high speed Incorporates three enable pins to simplify cascading De-multiplexing capability Schottky clamped for high performance ESD protection Balanced propagation delays Inputs accept voltages higher than VCC Supply voltage: 1.

How to use 74LS Decoder For understanding the working of device let us construct a simple application circuit with a few external components as shown below. For understanding the working let us consider the truth table of the device. Component Datasheet. Tags Decoder. Get Our Weekly Newsletter!

COMPOCASTING PROCESS PDF

Working of 74138 decoder IC

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The DM74LS decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding.

KAYAK CRAFT TED MOORES PDF

74LS138 IC: Pin Diagram, Circuit and Applications

.

Related Articles